首页> 外文会议>Conference on Metrology, Inspection, and Process Control for Microlithography >Improving after-etch overlay performance using high-density in- device metrology in DRAM manufacturing
【24h】

Improving after-etch overlay performance using high-density in- device metrology in DRAM manufacturing

机译:在DRAM制造中使用高密度内部计量来改善蚀刻后覆盖性能

获取原文

摘要

In advanced DRAM semiconductor manufacturing, there is a need to reduce the overlay fingerprints. Reducing on-device fingerprints with very high spatial frequency remains one of the bottlenecks to achieve sub-2nm on device overlay. After-etch device overlay measurements using the YieldStar in-device metrology (IDM)allow for previously unassessed and uncontrolled fingerprints to be corrected employing higher-order overlay corrections. This is because this technology allows dramatically increased overlay metrology sampling at affordable throughputs. This paper reports considerations for enabling dense after-etch overlay based corrections in a high volume manufacturing environment. Results will be shown on a front end critical layer of SK hynix that has been sampled with IDM with high density wafer sampling, over dozens of lots spanning several weeks.
机译:在先进的DRAM半导体制造中,需要减少覆盖图指纹。减少具有非常高空间频率的设备指纹仍然是在设备覆盖上实现子2nm的瓶颈之一。蚀刻器件使用产量内测量(IDM)覆盖测量,允许以前的未经使用的未经控制的和不受控制的指纹进行校正,以便采用高阶覆盖校正。这是因为该技术在经济实惠的吞吐量中允许大幅增加覆盖度量测量。本文报告了在大容量制造环境中能够在高卷制造环境中校正叠加的密集后叠加的考虑因素。结果将显示在SK Hynix的前端临界层上,它已经用IDM采样,具有高密度晶圆取样,超过数十个跨越几周。

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号