【24h】

Research on ESD Protection Design Principle of FPGA

机译:FPGA的ESD保护设计原理研究

获取原文

摘要

Electro-Static Discharge (ESD) protection design is one of the indispensable reliability designs in chip research and development. This paper first expounds the concept of ESD protection design, and then, according to the characteristics of the industrial Field Programmable Gate Array (FPGA) chip, proposes ESD protection scheme suitable for the FPGA chip by dividing the chip area, determining the chip power supply strategy and applying on-chip ESD structure. Due to the Harsh electromagnetic industrial environment, system-level ESD protection was also considered in this FPGA chip to enhance both chip-level and system-level ESD protection.
机译:静电放电(ESD)保护设计是芯片研发中必不可少的可靠性设计之一。本文首先阐述了ESD保护设计的概念,然后根据工业现场可编程门阵列(FPGA)芯片的特点,通过划分芯片面积,确定芯片电源,提出了适合FPGA芯片的ESD保护方案。策略和应用片上ESD结构。由于恶劣的电磁工业环境,该FPGA芯片中还考虑了系统级ESD保护,以增强芯片级和系统级ESD保护。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号