The Core Chip Design of Fast Locked All Digital Phase-locked Loop

摘要

This paper introduces a counter-based ADPLL (all-digital phase-locked loop) calibration module. The reference frequency of the all-digital phase-locked loop is 100MHz, and a bandwidth-adjustable filter is used. The circuit is based on a 40nm CMOS process with an average lock time of 1.2 μs.