首页> 外文会议>IEEE International Conference on Micro Electro Mechanical Systems >Ultra-low power self-computing binary output digital MEMS accelerometer
【24h】

Ultra-low power self-computing binary output digital MEMS accelerometer

机译:超低功耗自计算二进制输出数字MEMS加速度计

获取原文

摘要

This work presents the concept and preliminary results for electromechanical self-computing binary output digital accelerometers. Such devices require only bias voltages and no readout or control electronics for operation (zero static power for operation). The device comprises of a number of acceleration switches (equal to the number of the bits of resolution) which are coupled to each other via electrostatic actuators. As a result of an applied acceleration and interactions of switches and actuators with each other, a digitized binary acceleration output is generated. In this work, a 2-bit accelerometer operating in the 0-1g range is successfully demonstrated.
机译:这项工作介绍了机电自计算二进制输出数字加速度计的概念和初步结果。此类设备仅需要偏置电压,无需读数或控制电子设备即可运行(运行时零静态功率)。该设备包括多个加速开关(等于分辨率的位数),这些加速开关通过静电致动器相互耦合。通过施加的加速度以及开关和执行器彼此之间的相互作用,产生了数字化的二进制加速度输出。在这项工作中,成功演示了工作在0-1g范围内的2位加速度计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号