首页> 外文会议>Annual Device Research Conference >Voltage scalability of double-gate ultra-thin-body field-effect transistors with channel materials from group IV, III-V to 2D-materials based on ITRS metrics for year 2018 and beyond
【24h】

Voltage scalability of double-gate ultra-thin-body field-effect transistors with channel materials from group IV, III-V to 2D-materials based on ITRS metrics for year 2018 and beyond

机译:基于ITRS指标的2018年及以后的双栅超薄型场效应晶体管的电压可扩展性,其沟道材料从IV,III-V组到2D材料

获取原文

摘要

Scaling of MOSFETs has led to the continued improvement in both device speed and density of CMOS technology according to the Moore's Law [1]. However, the power density also increases with the device density. Voltage scaling is crucial to reduce the power density with dimensional scaling. In this work, we address the key issue pertaining to the choice of channel materials to effectively scale VDD. The ION of DG-UTB devices with channel materials from group IV (Ge) and III-V (GaSb, InAs, In0.3Ga0.7Sb) were compared against the high performance (HP) logic requirements in ITRS [2], since these materials were reported to have higher carrier mobilities [3], [4]. DG-UTB FETs with 2D materials were compared against the low operating power (LOP) logic requirements in ITRS. The 2D materials comprise the 2D-transition metal dichalcogenides (TMDs) [5] and hydrogenated silicene (silicane) and germanene (germanane). These 2D materials were considered since they have larger band gaps and effective masses which suppress the leakage current due to the band-to-band tunnelling. Moreover, 2D materials with atomically thin bodies have excellent electrostatic integrity which minimizes the short channel effects. DG-UTB FETs with silicon channels were included in the analysis for benchmarking purposes.
机译:根据摩尔定律[1],MOSFET的规模化已导致CMOS技术的器件速度和密度的持续提高。但是,功率密度也随着器件密度的增加而增加。电压缩放对于降低尺寸缩放的功率密度至关重要。在这项工作中,我们解决了有关选择通道材料以有效缩放VDD的关键问题。将具有第IV组(Ge)和第III-V组(GaSb,InAs,In0.3Ga0.7Sb)通道材料的DG-UTB设备的ION与ITRS中的高性能(HP)逻辑要求进行了比较[2]。据报道,这些材料具有更高的载流子迁移率[3],[4]。将具有2D材料的DG-UTB FET与ITRS中的低工作功率(LOP)逻辑要求进行了比较。 2D材料包括2D过渡金属二硫化碳(TMDs)[5]和氢化硅烯(silicane)和锗烯(germanane)。之所以考虑使用这些2D材料,是因为它们具有较大的带隙和有效质量,可抑制由于带间隧道效应引起的泄漏电流。此外,具有原子薄体的2D材料具有出色的静电完整性,可最大程度地减少短通道效应。为了进行基准测试,分析中包括了具有硅通道的DG-UTB FET。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号