首页> 外文会议>IEEE International Conference on Electronics, Circuits and Systems >Analysis of non-idealities in parallel-summation logarithmic amplifiers
【24h】

Analysis of non-idealities in parallel-summation logarithmic amplifiers

机译:并联求解对数放大器非理想分析

获取原文

摘要

CMOS logarithmic amplifiers based on piecewise linear approximation have been usually analyzed and designed by assuming ideal conditions. This paper discusses non-ideal factors in the used components, which play a key role in the performance of high-accuracy logarithmic amplifiers for sensing applications, and shows that the use of simplified mathematical models may lead to wrong conclusions. A gain-mismatch compensation method that enables wide dynamic range and low-power operation is also outlined.
机译:基于分段线性近似的CMOS对数放大器通常通过假设理想的条件来分析和设计。本文讨论了二手组件中的非理想因素,这在对传感应用的高精度对数放大器的性能方面起着关键作用,并表明简化的数学模型的使用可能会导致错误的结论。还概述了实现宽动态范围和低功耗操作的增益不匹配补偿方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号