Design, manufacturing test of integrated circuits in the nanotechnology era

摘要

This article is meant to highlight the state of the art of chip design, manufacturing and test and the challenges it is facing while keeping up with Moore's law at the nanoscale technology node. We will outline the different challenges the semiconductor industry is facing at sub-45 nm and highlight the different approaches the engineering community is adopting in the design, manufacturing and test fields.