首页> 外文会议>International Telecommunications Energy Conference >Reducing Computational Time Delay in Digital Current-Mode Controllers for Dc-Dc Converters
【24h】

Reducing Computational Time Delay in Digital Current-Mode Controllers for Dc-Dc Converters

机译:降低DC-DC转换器数字电流模式控制器的计算时间延迟

获取原文

摘要

A new method to improve the performance of digital current-mode controllers used in dc-dc power conversion is introduced. The proposed scheme is based on a simple prediction method which offers more time for DSP calculations than its conventional counterparts. Therefore, there will be less DSP computational time delay, which results in faster dynamic response and more accuracy and stability in power electronic converters. Principles of operation of the proposed prediction method as well as its application to several digital control techniques are presented.
机译:引入了提高DC-DC电力转换中使用的数字电流模式控制器性能的新方法。所提出的方案基于简单的预测方法,该方法提供比传统对应物更多的DSP计算时间。因此,DSP计算时间延迟将存在较少的DSP计算时间延迟,这导致电力电子转换器的动态响应和更准确性和稳定性。提出了所提出的预测方法的操作原理,以及其应用于几种数字控制技术的应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号