Soft error rate modeling and analysis of SOI/TFT SRAM's

摘要

Addresses methods to increase the maximum allowable gain including lifetime reduction, decreasing SOI film thickness and increasing the channel doping. The effect of lowered power supply voltages on the gain of the parasitic device and ramifications of that for the SER of SOI SRAMs is also discussed.