首页> 外文会议>IEEE Electronics Packaging Technology Conference >Advanced Wafer Level Technology: Enabling Innovations in Mobile, IoT and Wearable Electronics
【24h】

Advanced Wafer Level Technology: Enabling Innovations in Mobile, IoT and Wearable Electronics

机译:先进的晶圆级技术:在移动,物联网和可穿戴电子产品中实现创新

获取原文

摘要

New and emerging applications in the consumer and mobile space, the growing impact of the Internet of Things (IoT) and wearable electronics (WE), and the slowdown of Moore's law have been driving many new trends and innovations in advanced packaging technology. The semiconductor industry now has to focus on integration and system scaling to meet the ever-increasing electronic system demands for performance and functionality as well as the reduction of form factor, power consumption and cost. This paradigm shift from chip-scaling to system-scaling will reinvent microelectronics packaging, continue driving system bandwidth and performance, and help sustain Moore's Law. It also drives overall demand for maximum functional integration in the smallest and thinnest package with the lowest cost. The challenge for the semiconductor industry is to develop a disruptive packaging technology platform capable of achieving these goals. The most promising solutions in volume production today are advanced Wafer Level Packaging, such as Fan-out Wafer Level Packaging (FOWLP), embedded Wafer Level Ball Grid Array (eWLB) which provides significant bandwidth, performance, form factor and cost benefits compared to other packaging technologies available today. This article will discuss the wide range of FOWLP/eWLB adoptions and new features available for mobile, IoT and WE. This advanced technology is well designed for RF, MEMS/sensors, 3D SiP modules as well as thin, highly integrated packaging solutions. Innovative FOWLP/eWLB features will be also introduced with the merits and characterization data for specific applications.
机译:在消费者和移动空间中的新兴和新兴应用,东西互联网(IOT)和可穿戴电子产品(我们)的影响,以及摩尔定律的放缓一直在推动高级包装技术的新趋势和创新。半导体行业现在必须专注于集成和系统缩放,以满足不断增加的电子系统对性能和功能的需求,以及形式因素,功耗和成本的降低。这种范式从芯片缩放转变为系统缩放将重振微电子包装,继续驱动系统带宽和性能,并帮助维持摩尔的法律。它还推动了最小和最薄的包装中的最大功能集成的总体需求,成本最低。半导体行业的挑战是开发一种能够实现这些目标的破坏性包装技术平台。在当今量产最有前途的解决方案是先进的晶圆级封装,如扇出晶圆级封装(FOWLP),嵌入式晶圆级球栅阵列(的eWLB),它提供显著的带宽,性能,外形尺寸和成本优势相比其他今天提供的包装技术。本文将讨论移动,物联网和我们的各种Fowlp / EWLB采用和新功能。这种先进的技术为RF,MEMS /传感器,3D SIP模块以及薄,高度集成的包装解决方案设计了精心设计。还将引入创新的Fowlp / EWLB功能,并具有特定应用的优点和特征数据。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号