首页> 外文会议>International Symposium on Quality Electronic Design >Transaction-based post-silicon debug of many-core System-on-Chips
【24h】

Transaction-based post-silicon debug of many-core System-on-Chips

机译:基于事务的许多硅胶调试许多核心系统 - 芯片

获取原文

摘要

This paper presents a post-silicon debug method for many-core systems that focuses on the transactions among the cores. For each core, we extract a finite state machine that represents its abstracted behavior in terms of communication with other cores. Debugging is performed on the execution paths that are generated by traversing multiple state machines of the cores using the transactions that are monitored at run-time. First, we start from the last state of a core-under-debug and provide possible previous states according to the monitored communication behavior of the core. This process is repeated, and a number of possible execution paths are generated. Next, we analyze more detailed behavior of each state over the generated paths using a bounded model checker and also designers' assertions. This way, we eliminate the infeasible paths as well as finding the constraints on internal variables of the cores that has lead to an error. To show the effectiveness of our method, we have used a distributed deadlock detection and resolution algorithm that is implemented on top of a network-on-chip (NoC) as a case study. We show that using our method, we can successfully backtrack in states of multiple cores in the system as well as finding bugs.
机译:本文为多核系统提供了硅胶调试方法,专注于核心之间的交易。对于每个核心,我们提取一个有限状态机,该机器代表其与其他核心的沟通方面的抽象行为。在执行路径上执行调试,该执行路径是使用在运行时监视的事务遍历核心的多个状态机。首先,我们从核心欠下的最后一个状态开始,并根据核心的受监视通信行为提供以前的状态。重复该过程,生成多个可能的执行路径。接下来,我们使用有界模型检查器和设计人员的断言分析生成的路径上的每个状态的更详细行为。这样,我们消除了不可行的路径,并找到了导致错误的内部变量的约束。为了显示我们方法的有效性,我们使用了分布式死锁检测和分辨率算法,该算法在芯片网络(NOC)的顶部以作为案例研究。我们表明,使用我们的方法,我们可以在系统中的多个核心的状态下成功回顾以及查找错误。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号