首页> 外文会议>Quality Electronic Design (ISQED), 2010 >Clock buffer polarity assignment considering capacitive load
【24h】

Clock buffer polarity assignment considering capacitive load

机译:考虑电容负载的时钟缓冲器极性分配

获取原文

摘要

A clock buffer polarity assignment method is proposed that considers the impact of capacitive load on the peak current. It is shown that the peak current on the supply rails of a buffer is a monotonically increasing function of its driving capacitance. Consequently, the polarity of a clock buffer is assigned based on its capacitive load. The proposed method can be applied to assign buffer polarity on any number of levels of the clock tree. In experiments, the peak current on the clock tree in each local area is reduced by 36.3% on average. The worse case peak current of all the local areas are reduced by 35.7% on average. The proposed method is implemented with a pseudo-polynomial dynamic programming scheme demonstrating runtimes under a minute.
机译:提出了一种时钟缓冲器极性分配方法,该方法考虑了电容性负载对峰值电流的影响。结果表明,缓冲器电源轨上的峰值电流是其驱动电容的单调递增函数。因此,时钟缓冲器的极性是基于其电容性负载分配的。所提出的方法可以应用于在时钟树的任何数量的级别上分配缓冲器极性。在实验中,每个局部区域的时钟树上的峰值电流平均降低了36.3%。最坏的情况是,所有局部区域的峰值电流平均降低了35.7%。所提出的方法是通过伪多项式动态编程方案实现的,该方案演示了在一分钟内的运行时间。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号