首页> 外文会议>Quality Electronic Design (ISQED), 2010 >Yield-constrained digital circuit sizing via sequential geometric programming
【24h】

Yield-constrained digital circuit sizing via sequential geometric programming

机译:通过顺序几何编程确定产量受限制的数字电路

获取原文

摘要

Circuit design under process variation can be formulated mathematically as a robust optimization problem with a yield constraint. Existing methods force designers to either resort to overly simplified circuit performance model, or rely on simplistic variability assumptions. On the other hand, accurate yield estimation must incorporate a sophisticated variability model that recognizes both systematic and random components at various levels of hierarchy. Unfortunately, such models are not compatible with existing optimization solutions. To solve the problem, we propose the sequential geometric programming method, which consists of iterative usage of geometric programming and importance sampling, and is capable of handling an arbitrary variability model. The proposed method is shown to be able to achieve the desired yield without overdesign, and solve circuits with thousands of gates within reasonable amount of time.
机译:在工艺变化下的电路设计可以用数学公式化为具有成品率约束的鲁棒优化问题。现有方法迫使设计人员要么求助于过于简化的电路性能模型,要么依靠简单的可变性假设。另一方面,准确的产量估算必须包含复杂的可变性模型,该模型可以识别层次结构各个级别上的系统性组件和随机性组件。不幸的是,这样的模型与现有的优化解决方案不兼容。为了解决该问题,我们提出了一种顺序几何规划方法,该方法由几何规划和重要性抽样的迭代使用组成,并且能够处理任意可变性模型。所提出的方法显示出能够在不进行过度设计的情况下实现所需的成品率,并在合理的时间内解决具有数千个门的电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号