【24h】

Low Power Design in VLSI

机译:VLSI中的低功耗设计

获取原文

摘要

The chip's power-consume doesn't lower with the development of process. People pay more attention to the low power design. There are many methods in low power design. From top to down, there are low power design of architecture level, design level and material level. The mobile device request low power critically, this demand designer trying their best to reduce the system's power. It is difficult to reduce power consume largely with one method. None but adopting methods from architecture level to material level can reduce the system's power.
机译:芯片的功耗不会随着工艺的发展而降低。人们更加关注低功耗设计。低功耗设计有很多方法。从上到下,分别有架构级别,设计级别和材料级别的低功耗设计。移动设备迫切要求低功耗,因此需求设计人员将尽最大努力降低系统功耗。用一种方法很难大大减少功耗。除了采用从体系结构级别到实质级别的方法外,没有其他方法可以降低系统的功耗。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号