首页> 外文会议>Field-Programmable Logic and Applications >Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms
【24h】

Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms

机译:在可重配置平台上支持应用程序并行性的体系结构模板和设计流程

获取原文

摘要

This paper introduces the ReSArT (Reconfigurable Scalable Architecture Template). Based on a suitable design space model, ReSArT is parametrizable, scalable, and able to support all levels of parallelism. To derive architecture instances from the template, a design environment called DEflnE (Design Environment for ReSArT Instance Generation) is used, which integrates some existing academic and industrial tools with ReSArT-specific components, developed as a part of this work. Different architecture instances were tested with a set of 10 benchmark applications as a proof of concept, achieving a maximum degree of parallelism of 30 and an average degree of parallelism of nearly 20 16-bit operations per cycle.
机译:本文介绍了ReSArT(可重新配置的可扩展体系结构模板)。基于合适的设计空间模型,ReSArT是可参数化的,可伸缩的,并且能够支持所有级别的并行性。为了从模板中导出体系结构实例,使用了称为DEflnE(用于ReSArT实例生成的设计环境)的设计环境,该环境将一些现有的学术和工业工具与ReSArT特定的组件集成在一起,这是该工作的一部分。使用一组10个基准测试应用程序对不同的体系结构实例进行了测试,以此作为概念验证,从而实现了最大并行度为30和每个周期近20个16位操作的平均并行度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号