首页> 外文会议>Conference on Asia South Pacific design automation >Multi-level placement for large-scale mixed-size IC designs
【24h】

Multi-level placement for large-scale mixed-size IC designs

机译:适用于大型混合尺寸IC设计的多层布局

获取原文

摘要

In this paper we study the large-scale mixed-size placement problem where there is a significant size variation between big and small placeable objects (the ratio can be as large as 10,000). We develop a multi-level optimization algorithm, MPGMS, for this problem which can efficiently handle both large-scale designs and large size variations. Compared with the recently published work [1] on large-scale mixed macro and standard cell placement benchmarks for wirelength minimization, our method can achieve 13% wirelength reduction on average with comparable runtime.
机译:在本文中,我们研究了大型混合尺寸放置问题,其中大小可放置对象之间的大小差异很大(比率可能高达10,000)。我们针对此问题开发了多级优化算法MPGMS,它可以有效处理大规模设计和大尺寸变化。与最近发表的有关大规模混合宏和标准单元放置基准以最小化线长的工作[1]相比,我们的方法可以在可比的运行时间下平均减少13%的线长。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号