首页> 外文会议>Asia and South Pacific Design Automation Conference >Processor-programmable memory BIST for bus-connected embedded memories
【24h】

Processor-programmable memory BIST for bus-connected embedded memories

机译:处理器可编程存储器BIST,用于总线连接的嵌入式存储器

获取原文

摘要

We present a processor-programmable built-in self-test (BIST) scheme suitable for embedded memory testing in the system-on-a-chip (SOC) environment. The proposed BIST circuit can be programmed via an on-chip microprocessor. Upon receiving the commands from the microprocessor, the BIST circuit generates pre-defined test patterns and compares the memory outputs with the expected outputs. Most popular memory test algorithms can be realized by properly programming the BIST circuit using the processor instructions. Compared with processor-based memory BIST schemes that use an assembly-language program to generate test patterns and compare the memory outputs, the test time of the proposed memory BIST scheme is greatly reduced.

机译:

我们提出了一种处理器可编程的内置自测(BIST)方案,适用于片上系统(SOC)环境中的嵌入式内存测试。所建议的BIST电路可以通过片上微处理器进行编程。一旦从微处理器接收到命令,BIST电路就会生成预定义的测试模式,并将存储器输出与预期输出进行比较。通过使用处理器指令对BIST电路进行适当的编程,可以实现大多数流行的存储器测试算法。与使用汇编语言程序生成测试模式并比较内存输出的基于处理器的内存BIST方案相比,所建议的内存BIST方案的测试时间大大减少。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号