首页> 外文会议>Symposium on VLSI Circuits >A 1.06-to-5.09 TOPS/W Reconfigurable Hybrid-Neural-Network Processor for Deep Learning Applications
【24h】

A 1.06-to-5.09 TOPS/W Reconfigurable Hybrid-Neural-Network Processor for Deep Learning Applications

机译:1.06至5.09个顶部/ W可重构的混合式混合 - 神经网络处理器,用于深度学习应用

获取原文

摘要

An energy-efficient hybrid neural network (NN) processor is implemented in a 65nm technology. It has two 16×16 reconfigurable heterogeneous processing elements (PEs) arrays. To accelerate a hybrid-NN, the PE array is designed to support on demand partitioning and reconfiguration for parallel processing different NNs. To improve energy efficiency, each PE supports bit-width adaptive computing to meet variant bit-width of different neural layers. Measurement results show that this processor achieves a peak 409.6GOPS running at 200MHz and at most 5.09TOPS/W energy efficiency. This processor outperforms the state-of-the-art up to 5.2X in energy efficiency.
机译:节能混合神经网络(NN)处理器以65nm的技术实现。它有两个16×16可重构的异构处理元件(PES)阵列。为了加速Hybrid-Nn,设计PE阵列以支持用于并行处理不同NN的需求分区和重新配置。为了提高能量效率,每个PE支持钻头宽度自适应计算,以满足不同神经层的变体钻头宽度。测量结果表明,该处理器实现了在200MHz上运行的峰值409.6GGOPS,最多5.09秒/ W能效。该处理器在能效高达5.2倍的情况下优于最先进的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号