首页> 外文会议> >Low power optimization of bit-serial digital filters
【24h】

Low power optimization of bit-serial digital filters

机译:位串行数字滤波器的低功耗优化

获取原文

摘要

A new approach to optimize full custom, fixed coefficient bit-serial filters aimed at high sample rate and low power consumption is presented. The idea is to trade the filter order with the coefficient length. To show the results two filters were designed and implemented, one as a minimum order filter and the other as a minimum coefficient filter. Measurements shows that a ten fold increase in sample rate can be obtained at half the power consumption.
机译:提出了一种针对高采样率和低功耗的优化全定制,固定系数位串行滤波器的新方法。这个想法是用系数长度来交换滤波器阶数。为了显示结果,设计并实现了两个滤波器,一个作为最小阶滤波器,另一个作为最小系数滤波器。测量表明,在一半的功耗下,采样率可以提高十倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号