Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions

摘要

Strain engineering using lattice-mismatched S/D in transistors and their combination with other stressors and optimum surface/channel orientations is very attractive and important for the continued improvement of CMOS performance in addition to device scaling.