首页> 外文会议> >Testing nanometer digital integrated circuits: myths, reality and the road ahead
【24h】

Testing nanometer digital integrated circuits: myths, reality and the road ahead

机译:测试纳米数字集成电路:神话,现实和未来之路

获取原文

摘要

High-test quality plays a central role in the development of successful products used for building robust computing and communication systems. Hence, high-test quality enablers are rapidly becoming "features", just like performance, power-consumption and die size. This tutorial includes in-depth discussions on two major test topics that are essential for designs manufactured in nanometer technologies: test compression and diagnosis. Test compression techniques enable orders of magnitude improvement (reduction) in test cost and pave the path for successful implementation of built-in-self-test features. Ensuring products yield with sufficient quality also requires techniques for identifying and characterizing defects. This tutorial describes state-of-the-art techniques for performing defect diagnosis and how such techniques are key in enabling high-yielding and high-quality products. Supporting data from actual designs and manufacturing processes are presented.
机译:高质量的测试在用于构建健壮的计算和通信系统的成功产品的开发中起着核心作用。因此,就像性能,功耗和芯片尺寸一样,高品质的促成因素正迅速成为“功能”。本教程包括对两个主要测试主题的深入讨论,这两个主题对于纳米技术制造的设计必不可少:测试压缩和诊断。测试压缩技术可使测试成本提高(减少)几个数量级,并为成功实施内置自测功能铺平道路。确保产品具有足够的质量,还需要用于识别和表征缺陷的技术。本教程描述了用于执行缺陷诊断的最新技术,以及这些技术如何成为实现高产量和高质量产品的关键。提供了来自实际设计和制造过程的支持数据。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号