首页> 外文会议> >Emulation techniques for microcontrollers with internal caches and multiple execution units
【24h】

Emulation techniques for microcontrollers with internal caches and multiple execution units

机译:具有内部缓存和多个执行单元的微控制器的仿真技术

获取原文

摘要

The complexity of modern processors has placed the concepts of efficient program debugging and visibility of the internal busses at odds with each other. When bus cycles occur on the internal busses, extra work has to occur in order to see these cycles on the external busses. Other problems arise in that making all bus cycles visible on the external busses causes the MPC500 to operate in serialized mode. Much of the efficiency of modern processors comes from being able to execute the instructions in an out-of-order execution model. Because the MPC500 has multiple execution units, several instructions can be processed at the same time. Serialization of the program flow would mean that only one instruction could be executed at a time. By putting the necessary status and control signals on the microcontroller, program flow can be determined by also capturing all the bus cycles that are external and then comparing expected program flow to an assembly language listing. Thus, the dual problems of debugging the machine in real time and having continuous external visibility of all cycles on the external bus is resolved.
机译:现代处理器的复杂性使高效程序调试和内部总线可见性的概念相互矛盾。当内部总线上发生总线循环时,必须进行额外的工作才能看到外部总线上的这些循环。出现其他问题的原因是,使所有总线周期在外部总线上可见,会导致MPC500以串行模式运行。现代处理器的大部分效率来自能够在无序执行模型中执行指令。由于MPC500具有多个执行单元,因此可以同时处理多个指令。程序流的序列化意味着一次只能执行一条指令。通过在微控制器上放置必要的状态和控制信号,可以通过捕获所有外部总线周期,然后将期望的程序流与汇编语言列表进行比较,来确定程序流。因此,解决了实时调试机器并具有外部总线上所有周期的连续外部可见性的双重问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号