首页> 外文会议>International Symposium on Plasma Processing XIII, May 14-19, 2000, Toronto, Canada >STUDY OF STI ETCHING DEFECTS FOR O.18m AND BEYHOND TECHNOLOGY
【24h】

STUDY OF STI ETCHING DEFECTS FOR O.18m AND BEYHOND TECHNOLOGY

机译:A.18m STI缺陷的研究及超越技术

获取原文
获取原文并翻译 | 示例

摘要

Shallow Trench Isolation (STI) is the preferred isolation choice for quarter-micron and beyond CMOS technology due to its near zero field encroachment, high density, better planarity, latch-up immunity and low junction capacitance. While CMOS technology moves to 0.1 um device region, stringent photolithography and CD control requirements ask for high performance STI plasma etch process. Etch must possess excellent CD control with minimal CD loss, superior trench profile with minimal microloading, smooth edge-rounding with low stress and leakage, good trench depth uniformity with minimal etch rate microloading, high selectivity to resist and low etch defects. In this paper, the interaction between etch defects and etch chemistry will be examined from a Decoupled Plasma Source (DPS) reactor from Applied Material. Process characterization of inline CD, trench profile and trench depth uniformity along with preliminary yield will be also presented. Our experiment indicates that improper control of gas-phase polymer formation during nitride mask opening is the main reason for having high number of cone-shaped defects.
机译:浅沟槽隔离(STI)是四分之一微米和CMOS技术以外的首选隔离选择,这是因为其接近零场侵入,高密度,更好的平面性,抗闩锁性和低结电容。尽管CMOS技术发展到0.1微米的器件区域,但严格的光刻和CD控制要求要求高性能STI等离子体蚀刻工艺。蚀刻必须具有出色的CD控制能力,最小的CD损失,优异的沟槽轮廓,最小的微负载,平滑的倒圆角,低的应力和泄漏,良好的沟槽深度均匀性,最小的蚀刻速率微负载,高的选择性和低的蚀刻缺陷。在本文中,将通过应用材料公司的去耦等离子体源(DPS)反应器检查蚀刻缺陷与蚀刻化学之间的相互作用。还将介绍在线CD的工艺特性,沟槽轮廓和沟槽深度均匀性以及初步产量。我们的实验表明,氮化物掩模开口期间气相聚合物形成的不当控制是产生大量锥形缺陷的主要原因。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号