首页> 外文会议>International Conference on Signal Processing(ICSP'04) vol.1; 20040831-0904; Beijing(CN) >An Implementation of Bit Synchronization of Ultra-shortwave Hop-frequency Transceiver Based on FPGA
【24h】

An Implementation of Bit Synchronization of Ultra-shortwave Hop-frequency Transceiver Based on FPGA

机译:基于FPGA的超短波跳频收发器比特同步的实现

获取原文
获取原文并翻译 | 示例

摘要

A novel bit synchronization of ultra-shortwave hop-frequency transceiver is presented along with its FPGA implementation. Track and adjustment were realized with the precision of less than F/16 at 200 hops per second hop-frequency speed. Compared with traditional method, the reliability and synchronous track precision has been improved. The design scheme has been developed using a hardware description language (VHDL), which provides great flexibility and technology independence.
机译:提出了一种超短波跳频收发器的新型位同步及其FPGA实现。在每秒200跳的跳频速度下,跟踪和调整的精度低于F / 16。与传统方法相比,提高了可靠性和同步轨道精度。使用硬件描述语言(VHDL)开发了设计方案,该语言提供了极大的灵活性和技术独立性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号