首页> 外文会议>International conference on computer design: VLSI in computers amp; processors >A Self-Timed Redundant-Binary Number to Binary Number Converter for Digital Arithmetic Processors
【24h】

A Self-Timed Redundant-Binary Number to Binary Number Converter for Digital Arithmetic Processors

机译:用于数字算术处理器的自定时冗余二进制数到二进制数转换器

获取原文
获取原文并翻译 | 示例

摘要

This paper presents a self-timed converter circuit which converts an n-digit redundant binary number to an (n+1)-bit binary number. Self-timed refers to the fact that the conversion is problem-dependent and requires variable conversion time to complete the operation. The propagation delay of the proposed converter circuit does not increase with the number of digits to be converted, but it is determined by the maximum number of consecutive O's in that number. This study shows that the statistical upper bound of the average maximum number of consecutive O's is log_3n, or 3.78 for 64-digits. This implies that the proposed self-time circuit can be approximately 17 times faster than the ripple-type converter. Thus, the proposed converter is well-suited to high-speed, long-word digital arithmetic processors.
机译:本文提出了一种自定时转换器电路,该电路将n位冗余二进制数转换为(n + 1)位二进制数。自定时是指转换依赖于问题并且需要可变的转换时间才能完成操作的事实。所提出的转换器电路的传播延迟不随要转换的位数而增加,而是由该数目中连续O的最大数目来确定。这项研究表明,连续O的平均最大数量的统计上限为log_3n,对于64位数字为3.78。这意味着所提出的自计时电路可以比纹波型转换器快约17倍。因此,提出的转换器非常适合于高速,长字数字算术处理器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号