首页> 外文会议>International Power Electronics, Drive Systems and Technologies Conference >A High-Efficiency Non-Isolated High-Gain Interleaved DC-DC Converter with Reduced Voltage Stress on Devices
【24h】

A High-Efficiency Non-Isolated High-Gain Interleaved DC-DC Converter with Reduced Voltage Stress on Devices

机译:器件上具有减小的电压应力的高效非隔离式高增益交错式DC-DC转换器

获取原文

摘要

This paper proposes a new high-efficiency, non-isolated, interleaved DC-DC converter. The suggested structure consists of two interleaved modified step-up KY converters, to obtain a high voltage conversion ratio without the use of coupled inductors. The presented converter has a higher voltage gain than traditional interleaved boost, CUK, buck-boost, ZETA and SEPIC converters, and in suitable duty cycles, a high voltage conversion ratio can be obtained for the converter. Voltage stress of the power switches and diodes is low. Therefore, switches with low on-state resistance and low conduction losses can be used to enhance efficiency. Moreover, with the utilization of interleaving techniques the ripple of input current in the suggested topology is reduced. The steady-state analysis and operating principles of the suggested topology are expressed in this paper. Finally, in order to verify theoretical analysis and performance of the proposed converter, experimental measurement results are presented.
机译:本文提出了一种新型的高效,非隔离,交错式DC-DC转换器。所建议的结构由两个交错的改进型升压KY转换器组成,无需使用耦合电感器即可获得高电压转换率。与传统的交错式升压,CUK,降压-升压,ZETA和SEPIC转换器相比,本转换器具有更高的电压增益,并且在合适的占空比下,可以获得较高的电压转换比。电源开关和二极管的电压应力很低。因此,可以使用具有低导通电阻和低导通损耗的开关来提高效率。此外,利用交错技术,可以减少建议拓扑中输入电流的纹波。本文提出了所建议拓扑的稳态分析和工作原理。最后,为了验证所提出的转换器的理论分析和性能,给出了实验测量结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号