首页> 外文会议>High Level Design Validation and Test Workshop (HLDVT), 2007 IEEE International >A novel formal approach to generate high-level test vectors without ILP and SAT solvers
【24h】

A novel formal approach to generate high-level test vectors without ILP and SAT solvers

机译:一种无需ILP和SAT求解器即可生成高级测试向量的新形式方法

获取原文

摘要

This paper proposes a novel formal method to generate functional test vectors using a hybrid Boolean-word canonical representation called Linear Taylor Expansion Diagram (LTED) [1] rather than utilizing SAT or ILP solvers. Our approach differs from other methods since it not only uses a canonical hybrid representation, but also generates behavioral test patterns from faulty behavior instead of checking the equivalence between the fault-free and faulty designs. After representing the faulty behavior in LTED, based on a beneficial property of this canonical representation, we will be able to distinguish the fault-free portion of the faulty design. Furthermore, it is possible to determine conditions caused the related faults are propagated to at least one of primary outputs. In order to evaluate the performance of the proposed method, it is run on some large industrial designs and experimental results are compared with those of Hybrid SAT (HSAT) approach [2].
机译:本文提出了一种新的形式化方法,该方法使用称为布尔泰勒展开图(LTED)[1]的混合布尔词规范表示而不是利用SAT或ILP求解器来生成功能测试向量。我们的方法与其他方法不同,因为它不仅使用规范的混合表示形式,而且还根据错误行为生成行为测试模式,而不是检查无错设计与错误设计之间的等效性。在用LTED表示故障行为之后,基于这种规范表示的有益特性,我们将能够区分出故障设计的无故障部分。此外,可以确定引起相关故障传播到主要输出中的至少一个的条件。为了评估该方法的性能,它在一些大型工业设计上运行,并将实验结果与混合SAT(HSAT)方法进行了比较[2]。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号