首页> 外文会议>Design for manufacturability through design-process integration VI. >Analysis, quantification, and mitigation of electrical variability due to layout dependent effects in SOC designs
【24h】

Analysis, quantification, and mitigation of electrical variability due to layout dependent effects in SOC designs

机译:分析,量化和缓解由于SOC设计中与布局有关的影响而引起的电气可变性

获取原文
获取原文并翻译 | 示例

摘要

Variability in performance and power of 40nm and 28nm CMOS cells is highly dependent on the context in which thecells are used. In this study, the effects of context on a number of clock tree cells from standard cell libraries have beeninvestigated. The s
机译:40nm和28nm CMOS单元的性能和功率差异在很大程度上取决于使用这些单元的环境。在这项研究中,已经研究了上下文对来自标准单元库的许多时钟树单元的影响。 s

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号