【24h】

Electrical Activity of Dislocations in Si Decorated by Ni

机译:镍修饰硅中位错的电活性

获取原文
获取原文并翻译 | 示例

摘要

In this paper we present results of DLTS measurements in dislocations decorated by Ni in n-FZ-Si., which is an ubiquitous impurity in silicon technology. Our experiments show that Ni segregation or precipitation at dislocations results in asymmetrically broadened DLTS-line, corresponding to deep localized acceptor states in an energy range E_C-(0.3-0.48)eV. We have also observed some unusual phenomena in DLTS, indicating possible diffusion of Ni along dislocations in a strong electric field and, probably, the electronic transport along decorated dislocations.
机译:在本文中,我们介绍了在Ni-FZ-Si。中由Ni装饰的位错中DLTS的测量结果,这是硅技术中普遍存在的杂质。我们的实验表明,位错处的Ni偏析或析出会导致DLTS线不对称加宽,对应于能级范围E_C-(0.3-0.48)eV的深局部受主态。我们还观察到了DLTS中的一些异常现象,表明Ni在强电场中沿着位错可能扩散,并且可能沿着修饰的位错发生电子传输。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号