Structure and software model of a parallel-vertical multi-input adder for FPGA implementation

摘要

In this paper parallel-vertical approach to realization of group summation has been analyzed. Analytical expression for synthesis of a 7-input single-digit adder have been realized. The structure and the program model for it implementation have been developed.