首页>
外国专利>
MEMORY DEVICE WITH CONFIGURABLE PERFORMANCE AND DEFECTIVITY MANAGEMENT
MEMORY DEVICE WITH CONFIGURABLE PERFORMANCE AND DEFECTIVITY MANAGEMENT
展开▼
机译:内存设备性能和配置DEFECTIVITY管理
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory device comprises a memory control unit including a processor configured to control operation of the memory array according to a first memory management protocol for memory access operations, the first memory management protocol including boundary conditions for multiple operating conditions comprising program/erase (P/E) cycles, error management operations, drive writes per day (DWPD), and power consumption; monitor operating conditions of the memory array for the P/E cycles, error management operations, DWPD, and power consumption; determine when a boundary condition for one of the multiple operating conditions is met; and in response to determining that a first boundary condition for a first monitored operating condition is met, change one or more operating conditions of the first memory management protocol to establish a second memory management protocol for the memory access operations, the second memory management protocol including a change boundary condition of a second monitored operating condition.
展开▼