首页>
外国专利>
INFERENCER GRAPH FOR IMPLEMENTING MACHINE LEARNING MODEL TOPOLOGY
INFERENCER GRAPH FOR IMPLEMENTING MACHINE LEARNING MODEL TOPOLOGY
展开▼
机译:实现机器学习模型拓扑的推理图
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computing system, including a processor configured to, at development time, receive a machine learning model topology including a plurality of layers. The processor may be further configured to generate an internal representation graph of the machine learning model topology. The internal representation graph may include a plurality of internal representation layers. By performing one or more modifications to the internal representation graph, the processor may be further configured to generate an inferencer graph including a plurality of inferencer layer blocks. Each inferencer layer block may indicate an input buffer size, a logic function, and an output buffer size. At deployment time, the processor may be further configured to transmit, to a plurality of processing devices, instructions to implement the machine learning model topology with the respective input buffer sizes, logic functions, and output buffer sizes selected for the plurality of inferencer layer blocks of the inferencer graph.
展开▼