首页> 外国专利> Hybrid Memory in a Dynamically Power Gated Hardware Accelerator

Hybrid Memory in a Dynamically Power Gated Hardware Accelerator

机译:动态功率门控硬件加速器中的混合存储器

摘要

In an embodiment, a local memory dedicated to one or more hardware accelerators in a system may include at least two portions: a volatile portion and a non-volatile portion. Data that is reused from iteration to iteration of the hardware accelerator (e.g. constants, instruction words, etc.) may be stored in the non-volatile portion. Data that varies from iteration to iteration may be stored in the volatile portion. Both the local memory and the hardware accelerators may be powered down between iterations, saving power. The non-volatile portion need only be initialized at a first iteration, allowing the amount of time that the hardware accelerators and the local memory are powered up to be lessened for subsequent iterations since the reused data need not be reloaded in the subsequent iterations.
机译:在一个实施例中,专用于系统中的一个或多个硬件加速器的本地存储器可以包括至少两个部分:易失性部分和非易失性部分。 从迭代中重复使用的数据可以存储在非易失性部分中的硬件加速器(例如常量,指令词等)。 从迭代到迭代的数据可以存储在易失性部分中。 本地存储器和硬件加速器都可以在迭代之间断电,节省电量。 仅需要在第一迭代中初始化非易失性部分,允许在后续迭代的后续迭代中施加硬件加速器和本地存储器的时间量,因为不需要在随后的迭代中重新加载重复使用。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号