Chip Warpage Reduction Via Raised Free Bending Re-entrant (Auxetic) Trace Geometries

摘要

A microelectronic device and method of making the same including a substrate and at least one expansion layer that adds stress to the substrate when said substrate expands.