Processor core with support of an instruction set architecture for heterogeneous systems

摘要

Processor comprising: an instruction decoder; and an exception generation circuit for generating an exception in response to receipt of an unsupported command by the command decoder and notifying a command classification value of the unsupported command.