首页>
外国专利>
INTEGRATED CIRCUIT WITH HIGH-SPEED CLOCK BYPASS BEFORE RESET
INTEGRATED CIRCUIT WITH HIGH-SPEED CLOCK BYPASS BEFORE RESET
展开▼
机译:集成电路,具有高速时钟旁路在复位之前
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit includes: a clock domain having a clock domain input; and clock management logic coupled to the clock domain. The clock management logic includes: a PLL having a reference clock input and a PLL clock output; a divider having a divider input and a divider output, the divider input coupled to the PLL clock output; and bypass logic having a first clock input, a second clock input, a bypass control input, and a bypass logic output, the first clock input coupled to divider output, the second clock input coupled to the reference clock input, and the bypass logic output coupled to the clock domain input. The bypass logic selectively bypasses the PLL and divider responsive to a bypass control signal triggered by a reset signal. The reset signal also triggers a reset control signal delayed relative to the bypass control signal.
展开▼