首页>
外国专利>
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
展开▼
机译:基于FPGA的硬件加速器的循环精确和循环可再现存储器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method, system and computer program product are disclosed for using a Field Programmable Gate Array (FPGA) to simulate operations of a device under test (DUT). The DUT includes a device memory having a number of input ports, and the FPGA is associated with a target memory having a second number of input ports, the second number being less than the first number. In one embodiment, a given set of inputs is applied to the device memory at a frequency Fd and in a defined cycle of time, and the given set of inputs is applied to the target memory at a frequency Ft. Ft is greater than Fd and cycle accuracy is maintained between the device memory and the target memory. In an embodiment, a cycle accurate model of the DUT memory is created by separating the DUT memory interface protocol from the target memory storage array.
展开▼