首页> 外国专利> Three-dimensional memory device having on-pitch drain select gate electrodes and method of manufacturing the same

Three-dimensional memory device having on-pitch drain select gate electrodes and method of manufacturing the same

机译:具有上间距漏极选择栅电极的三维存储器件和制造方法

摘要

An array of memory stack structures extends through an alternating stack of insulating and electrically conductive layers over the substrate. An array of drain select level assemblies comprising cylindrical electrode portions is formed over the alternating stack having the same periodicity as the array of memory stack structures. A drain select level isolation strip comprising dielectric materials may be formed between adjacent pairs of drain select level assemblies using the drain select level assemblies as a self-aligning template. Alternatively, cylindrical electrode portions may be formed around an upper portion of each memory stack structure. Strip electrode portions are formed on the cylindrical electrode portions after formation of the drain select level isolation strip.
机译:存储器堆叠结构阵列通过基板上的绝缘和导电层的交替叠层延伸。在具有与存储器堆叠结构阵列相同的周期性的交替堆叠上形成包括圆柱电极部分的漏极选择电平组件阵列。使用漏极选择电平组件作为自对准模板,可以在相邻的漏极选择电平组件上形成包含介电材料的排水选择电平隔离条。或者,圆柱形电极部分可以围绕每个存储器堆叠结构的上部形成。在形成漏极选择级隔离条后,条带电极部分形成在圆柱形电极部分上。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号