首页>
外国专利>
Multiple sense amplifier and data path-based pseudo dual port SRAM
Multiple sense amplifier and data path-based pseudo dual port SRAM
展开▼
机译:基于多读放大器和数据路径的伪双端口SRAM
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory device includes a memory array of memory cells, wordlines and bitlines connected to the memory cells, a first read multiplexor and a second read multiplexor connected to the bitlines, a first sense amplifier connected to the first read multiplexor, a second sense amplifier connected to the second read multiplexor, a first data path connected to the first sense amplifier, and a second data path connected to the second sense amplifier. Each of the memory cells is connected to only one pair of the bitlines and only one of the wordlines. The first read multiplexor is adapted to connect the first sense amplifier to the bitlines during a first portion of a clock cycle and the second read multiplexor is adapted to connect the second sense amplifier to the bitlines during a second portion of a clock cycle that is different from the first portion of the clock cycle.
展开▼