首页> 外国专利> DRAM assist error correction mechanism for DDR SDRAM interface

DRAM assist error correction mechanism for DDR SDRAM interface

机译:DDR SDRAM接口的DRAM辅助纠错机制

摘要

A method of correcting a memory error of a dynamic random-access memory module (DRAM) using a double data rate (DDR) interface, the method includes conducting a memory transaction including multiple bursts with a memory controller to send data from data chips of the DRAM to the memory controller, detecting one or more errors using an ECC chip of the DRAM, determining a number of the bursts having the errors using the ECC chip of the DRAM, determining whether the number of the bursts having the errors is greater than a threshold number, determining a type of the errors, and directing the memory controller based on the determined type of the errors, wherein the DRAM includes a single ECC chip per memory channel.
机译:使用双数据速率(DDR)接口校正动态随机存取存储器模块(DRAM)的存储器错误的方法,该方法包括进行包括与存储器控制器的多个突发的存储器事务,以从数据芯片发送数据DRAM到存储器控制器,使用DRAM的ECC芯片检测一个或多个错误,确定使用DRAM的ECC芯片的误差的突发,确定具有错误的突发的数量是否大于a阈值数,确定错误的类型,并基于所确定的误差类型指导存储器控制器,其中DRAM包括每个存储器通道的单个ECC芯片。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号