首页> 外国专利> DDR SDRAM DRAM A DRAM ASSIST ERROR CORRECTION MECHANISM FOR DDR SDRAM INTERFACE

DDR SDRAM DRAM A DRAM ASSIST ERROR CORRECTION MECHANISM FOR DDR SDRAM INTERFACE

机译:DDR SDRAM DRAM DDR SDRAM接口的DRAM辅助错误纠正机制

摘要

Provided is a method of correcting a memory error of a dynamic random-access memory module (DRAM) by using a double data rate (DDR) interface. The method comprises the steps of: conducting a memory transaction including multiple bursts with a memory controller to send data from data chips of the DRAM to a memory controller; detecting one or more errors using an ECC chip of the DRAM, determining the number of the bursts having the errors by using the ECC chip of the DRAM; determining whether the number of the bursts having the errors is greater than a threshold number; determining a type of the errors; and directing the memory controller based on the determined type of the errors, wherein the DRAM includes a single ECC chip per memory channel.
机译:提供了一种通过使用双倍数据速率(DDR)接口来校正动态随机存取存储模块(DRAM)的存储错误的方法。该方法包括以下步骤:与存储器控制器进行包括多个突发的存储器事务,以将数据从DRAM的数据芯片发送到存储器控制器;以及使用DRAM的ECC芯片检测一个或多个错误,并通过使用DRAM的ECC芯片确定具有错误的突发数量;确定具有错误的突发的数量是否大于阈值数量;确定错误的类型;以及基于所确定的错误类型来引导存储器控制器,其中,DRAM在每个存储器通道中包括单个ECC芯片。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号