The simulator and digital logic circuit adapted to the teaching of the logic experimental mathematical

• 1. 数字逻辑电路‑EDA实验箱 [P] . 中国专利： CN206021708U . 2017.03.15
• 2. 数字逻辑电路实验开发板 [P] . 中国专利： CN206021709U . 2017.03.15
• 3. RUNNING SEQUENCE TRANSLATION SEQUENCE DEVICE FOR LOGIC AND / OR DIGITAL CIRCUIT, LOGIC AND / OR DIGITAL CIRCUIT RODING METHOD, AND LOGIC AND / OR DIGITAL CIRCUIT RODING DEVICE [P] . 法国专利： FR2570232A1 . 1986-03-14

  机译： 用于逻辑和/或数字电路的运行序列翻译序列设备，逻辑和/或数字电路漫游方法，以及逻辑和/或数字电路漫游设备

• 4. LOGIC SIMULATOR, LOGIC CIRCUIT VERIFICATION METHOD, AND LOGIC CIRCUIT VERIFICATION PROGRAM [P] . 日本专利： JP2010067270A . 2010-03-25

  机译： 逻辑仿真器，逻辑电路验证方法和逻辑电路验证程序

• 5. LOGIC SIMULATOR, LOGIC CIRCUIT VERIFICATION METHOD AND LOGIC CIRCUIT VERIFICATION SYSTEM [P] . 日本专利： JP2007280268A . 2007-10-25

  机译： 逻辑仿真器，逻辑电路验证方法和逻辑电路验证系统

• 1. Mathematical Infinity and Medium Logic (Ⅰ)——Logical-mathematical Interpretation of Leibniz's Secant and Tangent Lines Problem in Medium Logic [J] . ZHU Wu-jia, GONG Ning-sheng, DU Guo-ping 数学季刊（英文版） . 2013,第001期
• 2. F/LOGIC - An interactive fault and logic simulator for digital circuits [C] . P. Wilcox, H. Rombeek Conference on Design automation . 1976
• 3. Accurate power estimation of CMOS digital circuits and its application to low-power digital logic synthesis. [D] . Chou, Tan-Li. 1996
• 4. Nonlinear dynamics based digital logic and circuits [O] . Behnam Kia, John. F. Lindner, William L. Ditto 2015
• 5. Implementing a Software Teaching Module for Real-Time Simulation of Digital Logic Circuits [O] . Hacker Charles 2004
• 6. Power Rail Logic: A Low Power Logic Style for Digital GaAs Circuits [R] . Chandna, A., Brown, R. B., Putti, D., 1996

• 1. CircuitVerse: A Simulator for Teaching and Learning of Digital Logic Circuit [J] . Gang Liu ,Yumin Tian ,Zili Wu . 计算机教育 . 2021,第012期
• 2. Research on the Teaching Model of Experimental Virtualization in Digital Logic and Digital System Design Course [J] . Pan Liu ,Qing Wang ,Huipeng Chen . 国际计算机前沿大会会议论文集 . 2019,第002期
• 3. Design of quaternary logic circuits based on source-coupled logic [J] . 吴海霞 ,屈晓楠 ,蔡起龙 . 北京理工大学学报：英文版 . 2013,第1期
• 4. Mathematical Infinity and Medium Logic （II） --Logical-mathematical Interpretation andLogical Analysis of（△y/△x）is Meaningful and dy/dx is the Tangent Slope） in the Context of Medium Logic [J] . ZHU Wu-jia ,GONG Ning-sheng ,DU Guo-ping . 数学季刊：英文版 . 2013,第3期
• 5. 数字逻辑电路课程设计实验教学改革与实践 [C] . 肖杰 ,李强 ,龙胜春 . 浙江省计算机应用与教育学会教育委员会第二十一届年会 . 2017
• 6. 基于VRML的数字逻辑电路虚拟实验室的设计方法研究 [A] . 衣李娜 . 2005