A method for the formation of channel blocking the opposite conductivity types in the intermediate zone between the two mos - components associated zones of a silicon substrate

摘要

A process for fabricating high density, high voltage CMOS devices. The process provides self-aligning, full channel stops which are formed prior to the fabrication of the active devices. The aligned full channel stops and a well are formed in the substrate without intermediate masking.