首页> 外国专利> saett och anordning foer at i and telekommunikationssystem reglera faslaeget hoes i styrd signal (i foerhaollande till i referenssignal

saett och anordning foer at i and telekommunikationssystem reglera faslaeget hoes i styrd signal (i foerhaollande till i referenssignal

机译:电信系统中用于调节受控信号(相对于参考信号)中的相位角的设备和装置

摘要

PCT No. PCT/SE79/00194 Sec. 371 Date May 21, 1980 Sec. 102(e) Date Apr. 17, 1980 PCT Filed Sep. 21, 1979 PCT Pub. No. WO80/00901 PCT Pub. Date May 1, 1980.The invention relates to a method for regulating the phase position of a controlled signal in relation to the phase position of a reference signal in a telecommunication system, and an arrangement for carrying out the method. A reference signal (C2) is delayed in a delay circuit (DL1) and the delayed reference signal (C2) is delayed in a delay circuit (DL1) and the delayed reference signal (D1) is compared with a controlled signal (C1) in a first comparison circuit (FF1) which produces a first comparison signal (Q1) at a high or a low level in dependence on the phase difference between the delayed reference signal (D1) and the controlled signal (C1). The controlled signal (C1) is delayed in a delay circuit (DL2) and the delayed controlled signal (D2) is compared in a second comparison circuit (FF2) with the reference signal (C2). The second comparison circuit (FF2) produces a second comparison signal (Q2) which is at a high or a low level in dependence on the phase difference between the signal (D2) and the reference signal (C2). The outputs from the comparison circuits (FF1,FF2) are connected to a logic circuit (LC). In dependence on the signal combination received at its inputs the logic circuit produces a binary control signal which is used to correct the phase position of the controlled signal (C1) in relation to the phase position of the reference signal (C2).
机译:PCT号PCT / SE79 / 00194第二部分371日期1980年5月21日102(e),1980年4月17日,PCT,1979年9月21日提交,PCT Pub。 WO80 / 00901 PCT公开号日期为1980年5月1日。本发明涉及一种用于在电信系统中相对于参考信号的相位调节受控信号的相位的方法,以及用于执行该方法的装置。参考信号(C2)在延迟电路(DL1)中被延迟,延迟的参考信号(C2)在延迟电路(DL1)中被延迟,并且将延迟的参考信号(D1)与受控信号(C1)相比较。第一比较电路(FF1),其根据延迟基准信号(D1)和受控信号(C1)之间的相位差产生高电平或低电平的第一比较信号(Q1)。受控信号(C1)在延迟电路(DL2)中被延迟,并且延迟后的受控信号(D2)在第二比较电路(FF2)中与参考信号(C2)进行比较。第二比较电路(FF2)根据信号(D2)和参考信号(C2)之间的相位差产生处于高电平或低电平的第二比较信号(Q2)。比较电路(FF1,FF2)的输出连接到逻辑电路(LC)。根据在其输入处接收到的信号组合,逻辑电路产生二进制控制信号,该二进制控制信号用于相对于参考信号(C2)的相位位置校正受控信号(C1)的相位位置。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号