首页> 外国专利> Method of employing in turn add-on read-only memory devices in a data processor with verification of their availability and validity

Method of employing in turn add-on read-only memory devices in a data processor with verification of their availability and validity

机译:在数据处理器中依次使用附加只读存储器并验证其可用性和有效性的方法

摘要

A data processing system includes a processor (10), base read-only store (101) and a non-volatile read/write memory (104) interconnected by a control bus (13), a data bus (19), an address bus (14) and a selection bus (18). Add-on read-only memories (106, 107) can be coupled to the busses when required to add operating features to the system. The read/write memory (104) includes a table containing a location for each possible add-on memory. Each location contains data indicating either that the related add-on memory is connected and required by the system, or is not connected, or, if connected, not required. Each add-on memory stores, in its first location, the address of that location for verification when it is accessed.
机译:数据处理系统包括处理器(10),基本只读存储器(101)和通过控制总线(13),数据总线(19),地址总线互连的非易失性读/写存储器(104) (14)和选择巴士(18)。当需要向系统添加操作功能时,可以将附加的只读存储器(106、107)耦合到总线。读/写存储器(104)包括一个表,该表包含每个可能的附加存储器的位置。每个位置都包含数据,该数据指示相关的附加内存已被系统连接和需要,或者未连接,或者如果已连接,则不需要。每个附加存储器都在其第一个位置存储该位置的地址,以便在访问该地址时进行验证。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号