首页> 外国专利> PLL FREQUENCY SYNTHESIZER TYPE TV RECEIVER

PLL FREQUENCY SYNTHESIZER TYPE TV RECEIVER

机译:PLL频率合成器类型的电视接收器

摘要

PURPOSE:To confirm simply the AFT operation by providing a means changing forcibly the frequency dividing ratio of a programmable counter for confirming the operation of an AFT circuit. CONSTITUTION:When the test mode is transmitted to an N-value offset data generator 13, the generator 13 gives a signal to a channel data setting device 4 so that the frequency division ratio of a programmable counter 6 is 1/N frequency division offset to the standard channel data. Thus, the output frequency of a VCO7 is an offset frequency to the frequency of the standard channel. When a TV signal of the standard frequency is received in this state, an IF signal deviated by the offset frequency's share is obtained. Thus, the AFT circuit 1 is operated, the frequency division ratio of the counter 6 is changed, the output frequency of the VCO7 is moved and the PLL loop is operated so that the IF frequency is a correct frequency.
机译:目的:通过提供一种强制改变可编程计数器的分频比以确认AFT电路操作的方法来简单地确认AFT操作。组成:将测试模式传输到N值偏移数据生成器13时,生成器13向通道数据设置设备4发出信号,以使可编程计数器6的分频比为1 / N分频偏移。标准频道数据。因此,VCO7的输出频率是相对于标准通道频率的偏移频率。当在这种状态下接收到标准频率的电视信号时,将获得一个偏离偏移频率份额的中频信号。因此,操作AFT电路1,改变计数器6的分频比,移动VCO7的输出频率,并且操作PLL环路,使得IF频率是正确的频率。

著录项

  • 公开/公告号JPS61111015A

    专利类型

  • 公开/公告日1986-05-29

    原文格式PDF

  • 申请/专利权人 PIONEER ELECTRONIC CORP;

    申请/专利号JP19840232133

  • 发明设计人 AIHARA TSUNEO;

    申请日1984-11-02

  • 分类号H03J3/10;H03J7/06;H04N5/44;

  • 国家 JP

  • 入库时间 2022-08-22 07:51:23

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号