首页> 外国专利> Process for making holes with small dimensions, use of this process in making field-effect transistors with a self-aligned sub-micron gate, and transistors made by that process

Process for making holes with small dimensions, use of this process in making field-effect transistors with a self-aligned sub-micron gate, and transistors made by that process

机译:制作小尺寸孔的工艺,在制造具有自对准亚微米栅极的场效应晶体管中使用的工艺以及通过该工艺制成的晶体管

摘要

the invention relates to a process for making the opening of small size and the use of the process for the manufacture of field effect transistors, gate aligned submicron (7a).as well as the transistors obtained by this process.;in general, the invention consists in etching a via pattern (f), which disappears after use.;the invention finds its application in the field of electronics, more specifically in the manufacture of semiconductor components.;application: a transistor fet.
机译:本发明涉及一种制造小尺寸开口的方法,以及该方法在制造场效应晶体管,栅极对准的亚微米(7a)中的用途以及通过该方法获得的晶体管。在于蚀刻通孔图案(f),该通孔图案在使用后消失。本发明在电子领域,尤其是在半导体元件的制造中找到其应用。应用:晶体管FET。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号