A PROCESS FOR THE MANUFACTURE OF SUBMICRON GATE GAAS MESFET'S USING CONTACT PHOTOLITHOGRAPHY

• 1. 新型金属半导体场效应晶体管(MESFET)器件及其制造工艺 [P] . 中国专利： CN1474460A . 2004-02-11
• 2. 利用预烧结进行的基于电子照相术的增材制造 [P] . 中国专利： CN106104390B . 2019.05.03
• 3. HIGH SPEED GAAS MESFET HAVING REFRACTORY CONTACTS AND A SELF-ALIGNED COLD GATE FABRICATION PROCESS [P] . CA1271269A . 1990-07-03

  机译： 具有耐火接触和自对准冷门制造工艺的高速GAAS MESFET

• 4. High speed GaAs MESFET having refractory contacts and a self- aligned cold gate fabrication process [P] . 美国专利： US4808545A . 1989-02-28

  机译： 具有难熔触点和自对准冷栅制造工艺的高速GaAs MESFET

• 5. High speed GaAs mesfet having refractory contacts and a self-aligned cold gate fabrication process [P] . 欧洲知识产权局专利： EP0287769A1 . 1988-10-26

  机译： 具有难熔触点和自对准冷栅制造工艺的高速GaAs测量

• 1. TWO-DIMENSION NUMERICAL SIMULATION OF SUBMICRON-SCALE GaAs MESFET [J] . 熊思强 电子科学学刊：英文版 . 1990,第004期
• 2. Novel deep—submicron x—ray lithography process for T—shaped gate patterns [J] . XieChangqing, YiFuting, 等 北京同步辐射装置：英文版 . 2001,第001期
• 3. Realisation of submicron gate MESFETs using standard optical photolithography [C] . Kalfane, A., Karouta, . 1996
• 4. A submicron self-aligned gate gallium arsenide MESFET processing technique for MMIC device fabrication. [D] . Chen, Chun-Yao. 1989
• 5. Exposure to Volatile Organic Compounds and Possibility of Exposure to By-product Volatile Organic Compounds in Photolithography Processes in Semiconductor Manufacturing Factories [O] . Seung-Hyun Park, Jung-Ah Shin, Hyun-Hee Park, 2011
• 6. Novel nonalloyed thermally stable Pd/Sn and Pd/Sn/Au ohmic contacts for the fabrication of GaAs MESFETs [O] . Islam, Md. Shafiqul, McNally, Patrick J. 2001
• 7. Electron Beam Lithographic Fabrication of Ultra-Submicron Gate GaAs MESFETs [R] . Bernstein, G., Ferry, D. K. 1986

• 1. TWO DIMENSIONAL SIMULATION OF SHORT-GATE-LENGTH GaAs MESFET's [J] . 陈贵灿 ,刘运行 . 工程数学学报 . 1990,第2期
• 2. Key Process Approach Recommendation for 5 nm Logic Process Flow with EUV Photolithography [J] . Yushu Yang ,Yanli Li ,Qiang Wu . 微电子制造学报 . 2020,第001期
• 3. A Photolithography Process Design for 5 nm Logic Process Flow [J] . Qiang Wu ,Yanli Li ,Yushu Yang . 微电子制造学报 . 2019,第004期
• 4. GaAs MESFET栅极漏电流退化机理分析和新筛选方法研究 [C] . 黄云 ,费庆宇 . 中国电子学会可靠性分会第十届学术年会 . 2000
• 5. 风电齿轮箱制造对齿面接触精度的影响分析与工艺改进 [A] . 张雅斌 . 2016