首页> 外国专利> Method of manufacturing VLSI logic circuits in polysilicium gate NMOS fashion with an integrated EEPROM memory for tunnel current programming

Method of manufacturing VLSI logic circuits in polysilicium gate NMOS fashion with an integrated EEPROM memory for tunnel current programming

机译:带有集成EEPROM存储器的多晶硅栅极NMOS方式制造VLSI逻辑电路的方法,用于隧道电流编程

摘要

The invention relates to a method of manufacturing VLSI logic circuits in polysilicon-gate NMOS technology together with integrated EEPROM memories for tunnel current programming, the required field implantation being divided into two substeps and, after a nitride/oxide sandwich insulation (7, 8) has been produced, an oxidation being carried out in moist atmosphere at 850 DEG C to oxidise spacers (10) at the edges of the nitride layer. IMAGE
机译:本发明涉及一种用多晶硅栅NMOS技术制造VLSI逻辑电路的方法,以及用于隧道电流编程的集成EEPROM存储器,将所需的场注入分为两个子步骤,以及在氮化物/氧化物夹层绝缘之后(7、8)。产生了氧化层,在潮湿的气氛中于850℃进行氧化,以氧化氮化物层边缘的隔离层(10)。 <图像>

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号