首页>
外国专利>
Fully static CMOS cascode voltage switch logic systems
Fully static CMOS cascode voltage switch logic systems
展开▼
机译:全静态CMOS级联电压开关逻辑系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A static, single-ended cascode voltage switch logic system arranged in a tree with multiple levels. Each level of each branch of the tree is comprised of a complementary pair. The invention is preferrably implemented in CMOS, so that each complementary pair consists of a p-type and an n-type transistor, the p-type FET connected at its source to a high voltage reference and at its drain to the drain of the n-type FET. The source of the n-type FET is connected to the common drain connections of the next lower-level complementary pair, or to a low voltage reference. The approach eliminates the need for passive loads, clocked loads or complementary signals, since each node is actively held high or low.
展开▼